

Logic design (2016 spring)

Quiz # 15

Name: \_\_\_\_\_ ID: \_\_\_\_\_

1. (60%) Two sequential circuits  $N_1$  and  $N_2$  have the state tables that follow.

<i>Circuit <math>N_1</math></i>				<i>Circuit <math>N_2</math></i>			
<i>Present State</i>	<i>Next State</i>		<i>Present Output</i>	<i>Present State</i>	<i>Next State</i>		<i>Present Output</i>
	<i>X = 0</i>	<i>1</i>			<i>X = 0</i>	<i>1</i>	
$S_0$	$S_3$	$S_1$	0	$A$	$E$	$A$	1
$S_1$	$S_0$	$S_1$	0	$B$	$F$	$B$	1
$S_2$	$S_0$	$S_2$	1	$C$	$E$	$D$	0
$S_3$	$S_0$	$S_3$	1	$D$	$E$	$C$	0
				$E$	$B$	$D$	0
				$F$	$B$	$C$	0


- (a) (40%) Without reducing the tables, determine whether circuits  $N_1$  and  $N_2$  are equivalent using an implication table and prove your answer by showing equivalent states.
- (b) (20%) Reduce each table to a minimum number of states and show the tables.

Ans:

(a)

$S_0$	<del> </del>	<del> </del>	<del>E-S<sub>3</sub></del> <del>D-S<sub>1</sub></del>	<del>E-S<sub>3</sub></del> <del>C-S<sub>1</sub></del>	B-S <sub>3</sub> D-S <sub>1</sub>	B-S <sub>3</sub> C-S <sub>1</sub>
$S_1$	<del> </del>	<del> </del>	E-S <sub>0</sub> D-S <sub>1</sub>	E-S <sub>0</sub> C-S <sub>1</sub>	<del>B-S<sub>0</sub></del> <del>D-S<sub>1</sub></del>	<del>B-S<sub>0</sub></del> <del>C-S<sub>1</sub></del>
$S_2$	E-S <sub>0</sub> A-S <sub>2</sub>	F-S <sub>0</sub> B-S <sub>2</sub>	<del> </del>	<del> </del>	<del> </del>	<del> </del>
$S_3$	E-S <sub>0</sub> A-S <sub>3</sub>	F-S <sub>0</sub> B-S <sub>3</sub>	<del> </del>	<del> </del>	<del> </del>	<del> </del>
	A	B	C	D	E	F

$A \equiv B \equiv S_2 \equiv S_3$   
 $C \equiv D \equiv S_1$   
 $E \equiv F \equiv S_0$




$N_1 \equiv N_2$

(b)

Present State	Circuit $N_1$		Present Output	Present State	Circuit $N_2$		Present Output
	X=0	1			X=0	1	
$S_0$	$S_2$	$S_1$	0	A	E	A	1
$S_1$	$S_0$	$S_1$	0	C	E	C	0
$S_2$	$S_0$	$S_2$	1	E	A	C	0

2. (40%) The state graph below represents a sequential circuit that controls a binary multiplier. The circuit has three inputs  $St$ ,  $M$ ,  $K$  and four outputs  $Load$ ,  $Ad$ ,  $Sh$  and  $Done$ .



If the given state graph is implemented using D flip-flops and primitive gates (AND, OR, NOT) only and use a one-hot assignment. Write down next-state equations for  $Q_0^+$ ,  $Q_1^+$ ,  $Q_2^+$ ,  $Q_3^+$  and output functions for  $Load$ ,  $Ad$ ,  $Sh$  and  $Done$ .

Ans:

$$Q_0^+ = Q_3 + St'Q_0$$

$$Q_1^+ = K'Q_2 + K'M'Q_1 + StQ_0$$

$$Q_2^+ = MQ_1$$

$$Q_3^+ = KQ_2 + KM'Q_1$$

$$\text{Load} = StQ_0$$

$$\text{Ad} = MQ_1$$

$$\text{Sh} = KQ_2 + K'Q_2 + K'M'Q_1 + KM'Q_1 = Q_2 + M'Q_1$$

$$\text{Done} = Q_3$$