

# UNIT 16


## SEQUENTIAL CIRCUIT DESIGN




Spring 2011

# Sequential Circuit Design

- **Contents**
  - ▣ Summary of design procedure for sequential circuits
  - ▣ Design example—code converter
    - Design of sequential circuits using ROMs and PLAs
  - ▣ Design of iterative circuits
    - Design of a comparator
- **Reading**
  - ▣ Unit 16



# Designing a Sequential Circuit




# 4 Design Example—Code Converter

# BCD to Excess-3 Conversion

□ **BCD  $\Rightarrow$  excess-3**

- ▣ Add 3 to BCD (0~9)
- ▣ Serial I/O with the **LSB** first
  - ▣  $X_0 \rightarrow X_1 \rightarrow X_2 \rightarrow X_3$
  - ▣  $Z_0 \rightarrow Z_1 \rightarrow Z_2 \rightarrow Z_3$
- ▣ Reset to initial state after receiving 4 inputs




X Input (BCD)	Z Output (excess-3)
time: $t_3 t_2 t_1 t_0$	$t_3 t_2 t_1 t_0$
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
(1010~1111)	x x x x

# Serial Code Conversion (1/8)

□ State graph: list all cases


X					Z				
Input (BCD)					Output (excess-3)				
time:	$t_3$	$t_2$	$t_1$	$t_0$	$t_3$	$t_2$	$t_1$	$t_0$	
	0	0	0	0	0	0	1	1	
	0	0	0	1	0	1	0	0	
	0	0	1	0	0	1	0	1	
	0	0	1	1	0	1	1	0	
	0	1	0	0	0	1	1	1	
	0	1	0	1	1	0	0	0	
	0	1	1	0	1	0	0	1	
	0	1	1	1	1	0	1	0	
	1	0	0	0	1	0	1	1	
	1	0	0	1	1	1	0	0	
	1	0	1	0	x	x	x	x	
	1	0	1	1	x	x	x	x	



# Serial Code Conversion (2/8)

□ **State table**

time	Input	Present state	Next state		Present Output (Z)	
	sequence (LSB first)		X = 0	X = 1	X = 0	X = 1
$t_0$	reset	A	B	C	1	0
$t_1$	0	B	D	F	1	0
	1	C	E	G	0	1
$t_2$	00	D	H	L	0	1
	01	E	I	M	1	0
	10	F	J	N	1	0
	11	G	K	P	1	0
$t_3$	000	H	A	A	0	1
	001	I	A	A	0	1
	010	J	A	-	0	-
	011	K	A	-	0	-
	100	L	A	-	0	-
	101	M	A	-	1	-
	110	N	A	-	1	-
	111	P	A	-	1	-



Seq. ckt design

# Serial Code Conversion (3/8)

## State reduction

- ▣ Row matching
- ▣ Use don't cares
  - $M \equiv N \equiv P$
  - $H \equiv I \equiv J \equiv K \equiv L$
  - $E \equiv F \equiv G$

time	Input	Present state	Next state		Present Output (Z)	
	sequence (LSB first)		X = 0	X = 1	X = 0	X = 1
$t_0$	reset	A	B	C	1	0
$t_1$	0	B	D	<del>E</del> F	1	0
	1	C	E	<del>E</del> G	0	1
$t_2$	00	D	H	<del>H</del> L	0	1
	01	E	<del>H</del> V	M	1	0
	10	F	<del>H</del> V	<del>M</del> N	1	0
	11	G	<del>H</del> K	<del>M</del> P	1	0
$t_3$	000	H	A	A	0	1
	001	I	A	A	0	1
	010	J	A	-	0	-
	011	K	A	-	0	-
	100	L	A	-	0	-
	101	M	A	-	1	-
	110	N	A	-	1	-
	111	P	A	-	1	-

# Serial Code Conversion (4/8)

- **Reduced state table**
  - ▣ 7 states

time	Present state	Next state		Present Output (Z)	
		X = 0	X = 1	X = 0	X = 1
$t_0$	A	B	C	1	0
$t_1$	B	D	E	1	0
	C	E	E	0	1
$t_2$	D	H	H	0	1
	E	H	M	1	0
$t_3$	H	A	A	0	1
	M	A	-	1	-

# Serial Code Conversion (5/8)

10

H.-R. Jiang

## State assignment

7 states  $\Rightarrow$  3 FFs

time	Present state	Next state		Output (Z)	
		X=0	X=1	X=0	X=1
$t_0$	A	B	C	1	0
$t_1$	B	D	E	1	0
	C	E	E	0	1
$t_2$	D	H	H	0	1
	E	H	M	1	0
$t_3$	H	A	A	0	1
	M	A	-	1	-

$\Rightarrow$  Transition table

		$Q_1$	
		0	1
$Q_2 Q_3$	00	A	B
	01		C
	11	H	D
	10	M	E

	$Q_1 Q_2 Q_3$	$Q_1+Q_2+Q_3+$		Z	
		X=0	X=1	X=0	X=1
A	000	100	101	1	0
B	100	111	110	1	0
C	101	110	110	0	1
D	111	011	011	0	1
E	110	011	010	1	0
H	011	000	000	0	1
M	010	000	x x x	1	x
-	001	x x x	x x x	x	x

(6/8)

11

- Choose D FFs
- Derive FF input eq. & output eq.

	$Q_1 Q_2 Q_3$	$Q_1^+ Q_2^+ Q_3^+$		Z	
		X=0	X=1	X=0	X=1
A	000	100	101	1	0
B	100	111	110	1	0
C	101	110	110	0	1
D	111	011	011	0	1
E	110	011	010	1	0
H	011	000	000	0	1
M	010	000	xxx	1	x
-	001	xxx	xxx	x	x

© Iris H.-R. Jiang

$Q_2 Q_3 \backslash XQ_1$	00	01	11	10
00	1	1	1	1
01	x	1	1	x
11	0	0	0	0
10	0	0	0	x

$Q_2 Q_3 \backslash XQ_1$	00	01	11	10
00	0	1	1	0
01	x	1	1	x
11	0	1	1	0
10	0	1	1	x

$D_1 = Q_1^+ = Q_2'$

$D_2 = Q_2^+ = Q_1$

Seq. ckt design

(7/8)

12

- Choose D FFs
- Derive FF input eq. & output eq.

	$Q_1 Q_2 Q_3$	$Q_1^+ Q_2^+ Q_3^+$		Z	
		X=0	X=1	X=0	X=1
A	000	100	101	1	0
B	100	111	110	1	0
C	101	110	110	0	1
D	111	011	011	0	1
E	110	011	010	1	0
H	011	000	000	0	1
M	010	000	xxx	1	x
-	001	xxx	xxx	x	x

© Iris H.-R. Jiang

$Q_2 Q_3 \backslash XQ_1$	00	01	11	10
00	0	1	0	1
01	x	0	0	x
11	0	1	1	0
10	0	1	0	x

$Q_2 Q_3 \backslash XQ_1$	00	01	11	10
00	1	1	0	0
01	x	0	1	x
11	0	0	1	1
10	1	1	0	x


$$D_3 = Q_3^+ = Q_1 Q_2 Q_3 + X' Q_1 Q_3' + X Q_1' Q_2'$$

Seq. ckt des

$$Z = X' Q_3' + X Q_3$$

# Serial Code Conversion (8/8)

## Realize circuit



# Sequential CKTs Using ROMs and PLAs

Combinational circuits

ROM/PLA

States

FFs

Output function

ROM/PLA

# Sequential Circuit Design with ROMs/PLAs

## □ BCD to excess-3 code converter

### ▣ State table


Present state	Next state		Present Output (Z)	
	X = 0	X = 1	X = 0	X = 1
A	B	C	1	0
B	D	E	1	0
C	E	E	0	1
D	H	H	0	1
E	H	M	1	0
H	A	A	0	1
M	A	-	1	-

### ▣ Transition table

	$Q_1 Q_2 Q_3$	$Q_1^+ Q_2^+ Q_3^+$		Z	
		X = 0	X = 1	X = 0	X = 1
A	000	001	010	1	0
B	001	011	100	1	0
C	010	100	100	0	1
D	011	101	101	0	1
E	100	101	110	1	0
H	101	000	000	0	1
M	110	000	x x x	1	x
-	111	x x x	x x x	x	x


# Using a ROM and D FFs? (1/2)

- Realize it using a ROM and D FFs
  - ▣ Realize D FF input eq. and output eq. by a ROM



$X$	$Q_1$	$Q_2$	$Q_3$	$Z$	$D_1$	$D_2$	$D_3$
0	0	0	0	1	0	0	1
0	0	0	1	1	0	1	1
0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	1
0	1	0	0	1	1	0	1
0	1	0	1	0	0	0	0
0	1	1	0	1	0	0	0
0	1	1	1	x	x	x	x
1	0	0	0	0	0	1	0
1	0	0	1	0	1	0	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	1	0	0	0	1	1	0
1	1	0	1	1	0	0	0
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

# Using a ROM and D FFs? (2/2)



# Using a PLA and D FFs? (1/2)

- Realize it using a PLA and D FFs
  - ▣ Realize D FF input eq. by a PLA

	$XQ_1$	00	01	11	10
$Q_2Q_3$	00	1	1	1	1
01	x	1	1	x	
11	0	0	0	0	0
10	0	0	0	0	x

$D_1 = Q_1 + Q_2'$

	$XQ_1$	00	01	11	10
$Q_2Q_3$	00	0	1	1	0
01	x	1	1	x	
11	0	1	1	0	0
10	0	1	1	x	

$D_2 = Q_2 + Q_1$

	$XQ_1$	00	01	11	10
$Q_2Q_3$	00	0	1	0	1
01	x	0	0	x	
11	0	1	1	0	0
10	0	1	0	0	x

$D_3 = Q_3 + Q_1 Q_2 Q_3 + X'Q_1 Q_3' + XQ_1' Q_2'$

	$XQ_1$	00	01	11	10
$Q_2Q_3$	00	1	1	0	0
01	x	0	0	1	x
11	0	0	0	1	1
10	1	1	0	0	x

$Z = X'Q_3' + XQ_3$

$$D_1 = Q_1 + Q_2'$$

$$D_2 = Q_2 + Q_1$$

$$D_3 = Q_3 + Q_1 Q_2 Q_3 + X'Q_1 Q_3' + XQ_1' Q_2'$$

$$Z = X'Q_3' + XQ_3$$

# Using a PLA and D FFs? (2/2)

$$D_1 = Q_1 + Q_2'$$


$$D_2 = Q_2 + Q_1$$

$$D_3 = Q_3 + Q_1 Q_2 Q_3 + X' Q_1 Q_3' + X Q_1' Q_2'$$

$$Z = X' Q_3' + X Q_3$$

Product term	Inputs				Outputs			
	<i>X</i>	<i>Q</i> <sub>1</sub>	<i>Q</i> <sub>2</sub>	<i>Q</i> <sub>3</sub>	<i>Z</i>	<i>D</i> <sub>1</sub>	<i>D</i> <sub>2</sub>	<i>D</i> <sub>3</sub>
<i>Q</i> <sub>2</sub> '	-	-	0	-	0	1	0	0
<i>Q</i> <sub>1</sub>	-	1	-	-	0	0	1	0
<i>Q</i> <sub>1</sub> <i>Q</i> <sub>2</sub> <i>Q</i> <sub>3</sub>	-	1	1	1	0	0	0	1
<i>X</i> ' <i>Q</i> <sub>1</sub> <i>Q</i> <sub>3</sub> '	0	1	-	0	0	0	0	1
<i>XQ</i> <sub>1</sub> ' <i>Q</i> <sub>2</sub> '	1	0	0	-	0	0	0	1
<i>X</i> ' <i>Q</i> <sub>3</sub> '	0	-	-	0	1	0	0	0
<i>XQ</i> <sub>3</sub>	1	-	-	1	1	0	0	0

AND plane
OR plane




20

# Design of Iterative Circuits

## A comparator

# Iterative Circuits

- An **iterative circuit** consists of a number of **identical cells** interconnected by a **regular structure**
  - ▣ The design is very similar to that of a sequential circuit
  - ▣ The simplest form: a unilateral iterative circuit
    - A linear array of combinational cells
    - Signals between cells traveling in only one direction
    - **Parallel-input parallel-output**



# Design of a Sequential Comparator (1/5)


## Form of iterative circuit for comparing binary numbers

- $X = x_1x_2x_3 \dots x_n$

- $Y = y_1y_2y_3 \dots y_n$

time  $t_1 t_2 t_3 \dots t_n$

$x_1, y_1$ : MSB (most significant bit)



Have to wait for  
 $a_i$  and  $b_i$  and  
then compare

# Design of a Sequential Comparator (2/5)

## State table

$S_i$	$S_{i+1}$				$Z_1 Z_2 Z_3$
	$x_i y_i = 00$	$01$	$11$	$10$	
$X=Y$ $S_0$	$S_0$	$S_2$	$S_0$	$S_1$	0 1 0
$X>Y$ $S_1$	$S_1$	$S_1$	$S_1$	$S_1$	0 0 1
$X<Y$ $S_2$	$S_2$	$S_2$	$S_2$	$S_2$	1 0 0

$Z_1(X < Y)$   
 $Z_2(X = Y)$   
 $Z_3(X > Y)$


## Transition table

- State assignment:  $S_0:00$   $S_1:01$   $S_2:10$


$a_i b_i$	$a_{i+1} b_{i+1}$				$Z_1 Z_2 Z_3$
	$x_i y_i = 00$	$01$	$11$	$10$	
$X=Y$ 00	00	10	00	01	0 1 0
$X>Y$ 01	01	01	01	01	0 0 1
$X<Y$ 10	10	10	10	10	1 0 0

# Design of a Sequential Comparator (3/5)

□ **Typical cell**




□ **Output**




# Design of a Sequential Comparator (4/5)

- **Circuit**
  - ▣ Typical cell



- ▣ Output ckt



# Design of a Sequential Comparator (5/5)

## Complete circuit


- $X = x_1x_2x_3 \dots x_n$

- $Y = y_1y_2y_3 \dots y_n$

time  $t_1 t_2 t_3 \dots t_n$

$x_1, y_1$ : MSB (most significant bit)

$x_n, y_n$ : LSB (least significant bit)



# Summary: Designing a Sequential Circuit

