

UNIT 12

REGISTERS AND COUNTERS



Fall 2021

Registers and Counters

2

© Iris H.-R. Jiang

□ Contents

▣ Register and register transfers


- Operation
- Shift register

▣ Counters

- Design of binary counters
- Counters for other sequences
- Counter design using D FFs
- Counter design using S-R and J-K
- Derivation of FF input equations

□ Reading

▣ Unit 12




Registers (1/2)

3

- A **register**: a group of D FFs with a common clock
 - ▣ e.g., 4-bit D FF registers with Data, Load, Clear, Clock
 1. Using **gated clock**

When Load = 1, load data at D to Q at Clk falling





4

2. With clock enable

When Load = 1, load data at D to Q at Clk falling

When $\text{ClrN} = 0$, clear Q to 0




Data Transfer between Registers

5

© Iris H.-R. Jiang

Reg A = FFs A_1 and A_2
Reg B = FFs B_1 and B_2
Reg Q = FFs Q_1 and Q_2




8-Bit Register with Tri-State Output (1/2)


6

© Iris H.-R. Jiang

Symbol



Logic diagram




Registers & counters

8-Bit Register with Tri-State Output (2/2)

7

© Iris H.-R. Jiang

□ Data transfer




N-Bit Parallel Adder with Accumulator (1/2)

8


© Iris H.-R. Jiang

□ Adder with accumulator



□ Adder with MUX

- Modular design
- Suitable for “sub-circuit” design module
- 1. Set $Ld = 1$; put y_i on x_i
- 2. Set $Ad = 1$; put s_i on x_i




N-Bit Parallel Adder with Accumulator (2/2)

9

© Iris H.-R. Jiang


□ Down to bit-level



Adder with Resettable Accumulator

10

© Iris H.-R. Jiang



11


Shift Registers

Shift Registers (1/2)

12

© Iris H.-R. Jiang

- A **shift register**: a group of FFs where binary data can be stored and **shifted** left or right when a shift signal is applied
 - ▣ e.g., 4-bit right-shift register




Shift Registers (2/2)

13

© Iris H.-R. Jiang

- Timing diagram of a 4-bit right-shift register



Initial, $Q_3Q_2Q_1Q_0=0101$

$SI = 1, 1, 0, 1$

$\Rightarrow Q_3Q_2Q_1Q_0$

0101

1010

1101

0110




1011

N-bit Serial-In Serial-Out Shift Registers

14

© Iris H.-R. Jiang

- Take $(n-1)$ cycles to output data




Parallel-In Parallel-Out Right Shift Register

15

© Iris H.-R. Jiang

- **Parallel-in parallel-out (PIPO):**
Load all data at the same time
Read out data at the same time




Inputs		Next state				Action
$Sh(\text{Shift})$	$L(\text{Load})$	Q_3^+	Q_2^+	Q_1^+	Q_0^+	
0	0	Q_3	Q_2	Q_1	Q_0	no change
0	1	D_3	D_2	D_1	D_0	load
1	X	SI	Q_3	Q_2	Q_1	Right shift

PIPO Shift Register Implementation (1/2)

16

© Iris H.-R. Jiang


□ Implement using FFs and MUXes



PIPO (2/2)

17

Sh(Shift)	L(Load)	Q_3^+	Q_2^+	Q_1^+	Q_0^+	Action
0	0	Q_3	Q_2	Q_1	Q_0	no change
0	1	D_3	D_2	D_1	D_0	load
1	X	S	Q_3	Q_2	Q_1	Right shift




Shift Register with Inverted Feedback

18

© Iris H.-R. Jiang

- **Johnson counter:** a shift register with **inverted** feedback
 - **Counter:** a circuit that cycles through a fixed sequence of states

- **State graph**



19

Binary Counters

Synchronous counters discussed


Counting 0—7 (1/3)

20

- A **synchronous counter**:
FFs are synchronized by
a common clock
 - ▣ e.g., count 0~7
 - 1. **T FF?**

BA		C		BA		C	
		0	1			0	1
00	00	0	0	00	00	0	0
01	01	0	0	01	01	1	1
11	11	1	1	11	11	1	1
10	10	0	0	10	10	0	0
T_C				T_B			

Present State			Next State			FF Inputs		
C	B	A	C ⁺	B ⁺	A ⁺	T _C	T _B	T _A
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1



Counting 0—7 (2/3)

21

2. D FF?

$$D_A = A^+ = A'$$

$$D_B = B^+ = BA' + B'A = B \oplus A$$

$$D_C = C^+ = C'BA + CB' + CA' = C'BA + C(BA)' = C \oplus BA$$

Present State			Next State		
C	B	A	C ⁺	B ⁺	A ⁺
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

BA	C	
	0	1
00	0	1
01	0	1
11	1	0
10	0	1

D_C

BA	C	
	0	1
00	0	0
01	1	1
11	0	0
10	1	1

D_B

BA	C	
	0	1
00	1	1
01	0	0
11	0	0
10	1	1

D_A


Registers & counters

22

Up-Down Counter

23

© Iris H.-R. Jiang



CBA	C ⁺ B ⁺ A ⁺	
	U	D
000	001	111
001	010	000
010	011	001
011	100	010
100	101	011
101	110	100
110	111	101
111	000	110

Do not allow:

$U = D = 1$

Up counter:

$U = 1; D = 0$

Down counter:

$U = 0; D = 1$

pp.20

$$D_A = A^+ = A \oplus (U + D) = A'$$

$$D_B = B^+ = B \oplus (UA + DA') = B \oplus A'$$

$$D_C = C^+ = C \oplus (UBA + DB'A') = C \oplus B'A'$$

(A changes state every clock cycle)

(B changes state when A = 0)

(C changes state when B = A = 0)

Check Figure 12-18 in the text book for the detailed implementation

Loadable Counter

24

© 2015 H.-R. Jiang

ClrN	Ld	Ct	C^+	B^+	A^+
0	X	X	0	0	0
1	1	X	D_C	D_B	D_A
1	0	0	C	B	A
1	0	1	Present state +		


Ct

Ld



Clk

Ld: Load
Ct: Count
ClrN: Clear



25


Counters for Other Sequence

State Diagram of a Counter

26

© Iris H.-R. Jiang

- What if the sequence is not in straight binary order?



C	B	A	C^+	B^+	A^+
0	0	0	1	0	0
0	0	1	-	-	-
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	1	1	1
1	0	1	-	-	-
1	1	0	-	-	-
1	1	1	0	1	0

Unspecified $\Rightarrow$ don't care

K-Map Derivation (1/2)

27

Next states

C	B	A	C^+	B^+	A^+
0	0	0	1	0	0
0	0	1	-	-	-
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	1	1	1
1	0	1	-	-	-
1	1	0	-	-	-
1	1	1	0	1	0

$C = 0$ half

$C = 1$ half

$BA \backslash C$	0	1
00	1	1
01	X	X
11	0	0
10	0	X

C^+
Registers & counters

$BA \backslash C$	0	1
00	0	1
01	X	X
11	0	1
10	1	X

B^+

$B = 0$ half
 $B = 1$ half

$BA \backslash C$	0	1
00	0	1
01	X	X
11	0	0
10	1	X

A^+

$A = 0$ half

$A = 1$ half

K-Map (2/2)

28

□ T inputs: $T = Q \oplus Q^+$

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0

$$T = Q^+ \oplus Q$$

C	B	A	C^+	B^+	A^+
0	0	0	1	0	0
0	0	1	-	-	-
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	1	1	1
1	0	1	-	-	-
1	1	0	-	-	-
1	1	1	0	1	0

$C = 0$ half $C = 1$ half

$BA \backslash C$	0	1
00	1	0
01	X	X
11	0	1
10	0	X

T_C

$$T_C = C'B' + CB$$

$BA \backslash C$	0	1
00	0	1
01	X	X
11	1	0
10	0	X

T_B

$$T_B = C'A + CB'$$

$BA \backslash C$	0	1
00	0	1
01	X	X
11	1	1
10	1	X

T_A

$$T_A = C + B$$

$B = 0$ half

$B = 1$ half


$A = 0$ half

$A = 1$ half

Logic

29

© Iris H.-R. Jiang



Registers & counters

Timing Diagram

30


© Iris H.-R. Jiang

□ Negative-edge triggered counter

$$T_C = C'B' + CB$$

$$T_B = C'A + CB'$$

$$T_A = C + B$$




Registers & counters

Don't Care States

31

© Iris H.-R. Jiang

- If FFs are initially set to **CBA=001**
 - ▣ Tracking signals through the network shows that $T_C=T_B=1$, so the state changes to 111




- When the power is turned on, the initial states of all FFs are **unpredictable!!**
 - ▣ Don't care states should be checked to make sure that they eventually lead into the main counting sequence
 - ▣ Or use **power-up** reset

Using D FFs Instead

32

© Iris H.-R. Jiang



33

Counter Design Using S-R & J-K FFs


Recap S-R FFs

34


© Iris H.-R. Jiang

- **Q: What is the relation between S , R and Q , Q^+ ?**

S	R	Q	Q^+	Operation
0	0	0	0	Unchanged
0	0	1	1	
0	1	0	0	Reset Q to 0
0	1	1	0	
1	0	0	1	Set Q to 1
1	0	1	1	
1	1	0	-	inputs not allowed
1	1	1	-	



Q	Q^+	S	R
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	0



Q	Q^+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Excitation Table

- **However, actually, we do it reversely**

- ~~$S, R \Rightarrow Q, Q^+$~~
- $S, R \Leftarrow Q, Q^+$



Using S-R FFs (1/3)

35

© Iris H.-R. Jiang

- Derive S-R FF input maps from the **excitation table**

Q	Q ⁺	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0




C	B	A	C ⁺	B ⁺	A ⁺	S _C	R _C	S _B	R _B	S _A	R _A
0	0	0	1	0	0	1	0	0	X	0	X
0	0	1	-	-	-	X	X	X	X	X	X
0	1	0	0	1	1	0	X	X	0	1	0
0	1	1	0	0	0	0	X	0	1	0	1
1	0	0	1	1	1	X	0	1	0	1	0
1	0	1	-	-	-	X	X	X	X	X	X
1	1	0	-	-	-	X	X	X	X	X	X
1	1	1	0	1	0	0	1	X	0	0	1

Using S-R FFs (2/3)

36

© Iris H.-R. Jiang

- Derive S-R FF inputs from **next state maps** (faster)



Using S-R FFs (3/3)


37

© Iris H.-R. Jiang

		C	0	1
BA	00	1	1	
	01	X	X	
	11	0	0	
	10	0	X	
		C^+		

		C	0	1
BA	00	0	1	
	01	X	X	
	11	0	1	
	10	1	X	
		B^+		

		C	0	1
BA	00	0	1	
	01	X	X	
	11	0	0	
	10	1	X	
		A^+		



		C	0	1
BA	00			
	01	X	X	
	11	X	1	
	10	X	X	
$R_C = A$				

		C	0	1
BA	00	1	X	
	01	X	X	
	11			
	10		X	
$S_C = B'$				

		C	0	1
BA	00	X		
	01	X	X	
	11	1		
	10		X	
$R_B = C'A$				

		C	0	1
BA	00		1	
	01	X	X	
	11		X	
	10	X	X	
$S_B = C$				

		C	0	1
BA	00	X		
	01	X	X	
	11	1	1	
	10		X	
$R_A = A$				

		C	0	1
BA	00		1	
	01	X	X	
	11			
	10	1	X	
$S_A = CA' + BA' = A'(C+B)$				


Registers & counters

Using J-K FFs (1/2)


38

© Iris H.-R. Jiang


J	K	Q	Q ⁺	Operation
0	0	0	0	Unchanged
0	0	1	1	
0	1	0	0	Reset Q to 0
0	1	1	0	
1	0	0	1	Set Q to 1
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	



Q	Q ⁺	J	K
0	0	0	0
0	1	1	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0



Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0



	C	B	A	C ⁺	B ⁺	A ⁺	J _C	K _C	J _B	K _B	J _A	K _A
	0	0	0	1	0	0	1	X	0	X	0	X
	0	0	1	-	-	-	X	X	X	X	X	X
	0	1	0	0	1	1	0	X	X	0	1	X
	0	1	1	0	0	0	0	X	X	1	X	1
	1	0	0	1	1	1	X	0	1	X	1	X
	1	0	1	-	-	-	X	X	X	X	X	X
	1	1	0	-	-	-	X	X	X	X	X	X
Registers & counters	1	1	1	0	1	0	X	1	X	0	X	1

39

The figure displays three 2x2 truth tables for the variables C^+ , B^+ , and A^+ . Each table has a vertical axis labeled BA with values 00, 01, 11, and 10, and a horizontal axis labeled C with values 0 and 1. The entries are as follows:

$BA \backslash C$	0	1
00	1	1
01	X	X
11	0	0
10	0	X



C^+

$BA \backslash C$	0	1
00	0	1
01	X	X
11	0	1
10	1	X

B^+

$BA \backslash C$	0	1
00	0	1
01	X	X
11	0	0
10	1	X

A^+



Registers & counters

40

Derivation of FF Input Equations

Summary

Derivation of Flip-Flop Input Equations

41

© Iris H.-R. Jiang

- Determine the FF input equations from the **next-state equations** using **K-maps**
 - ▣ Always **copy X's** from next state maps onto input maps first
 - ▣ Fill in the remaining squares with $Q=0$ and $Q=1$, separately

Type of F/F	Input	Q=0		Q=1		Rules for forming input map from next state map	
		Q ⁺ =0	Q ⁺ =1	Q ⁺ =0	Q ⁺ =1	Q=0 Half of Map	Q=1 Half of Map
D	D	0	1	0	1	No change	No change
T	T	0	1	1	0	No change	Complement
S-R	S	0	1	0	x	No change	Replace 1's with x's
	R	x	0	1	0	Replace 0's with x's Replace 1's with 0's	Complement
J-K	J	0	1	x	x	No change	Fill in with x's
	K	x	x	1	0	Fill in with x's	Complement

Important Tables

42

© Iris H.-R. Jiang

Q	Q^+	D
0	0	0
0	1	1
1	0	0
1	1	1

D FF

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0

Toggle FF

Q	Q^+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

SR FF

Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

JK FF

Example

43

© Iris H.-R. Jiang

AB \ Q	0	1
00	0	1
01	1	0
11	0	0
10	1	X

Q^+
Next-state map

AB \ Q	0	1
00	0	1
01	1	0
11	0	0
10	1	X

$D = Q'A'B + QB' + AB'$
D input map

AB \ Q	0	1
00	0	0
01	1	1
11	0	1
10	1	X

$T = A'B + AB' + QB$
T input map

AB \ Q	0	1
00	0	X
01	1	0
11	0	0
10	1	X

$S = AB' + Q'A'B$

AB \ Q	0	1
00	X	0
01	0	1
11	X	1
10	0	X

$R = QB$

S-R input maps

AB \ Q	0	1
00	0	X
01	1	X
11	0	X
10	1	X

$J = A'B + AB'$

AB \ Q	0	1
00	X	0
01	X	1
11	X	1
10	X	X

$K = B$


J-K input maps

Example: 4-Variable Maps (1/3)

44

© Iris H.-R. Jiang

- 4-variable maps (A, B, C, Q_i) using 3 different type FFs



$Q \ Q^+$		T
0	0	0
0	1	1
1	0	1
1	1	0

Toggle

Example (2/3)

45

© Iris H.-R. Jiang

$Q_2=0$ half → 00

$Q_2=1$ half { 01, 11 }

→ 10

$CQ_2 \backslash AB$	00	01	11	10
00	1	X	1	0
01	0	0	X	1
11	1	0	X	1
10	X	0	0	1

Q_2^+

$CQ_2 \backslash AB$	00	01	11	10
00	1	X	1	0
01	0	0	X	X
11	X	0	X	X
10	X	0	0	1

S_2

$CQ_2 \backslash AB$	00	01	11	10
00	0	X	0	X
01	1	1	X	0
11	0	1	X	0
10	X	X	X	0

R_2

Q	Q^+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Set-Reset

Example (3/3)

46

© Iris H.-R. Jiang

		AB			
		00	01	11	10
$Q_3=0$ half	00	0	0	1	X
	01	0	1	X	1
$Q_3=1$ half	11	X	X	0	0
	10	1	1	1	0

Q_3^+

		AB			
		00	01	11	10
00	0	0	1	X	
01	0	1	X		1
11	X	X	X		X
10	X	X	X		X

$$J_3 = A + BC$$

		AB			
		00	01	11	10
00	X	X	X		X
01	X	X	X		X
11	X	X	1		1
10	0	0	0		1

$$K_3 = C + AB'$$

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Jump-Clear

Registers & counters