IEE5650: VLSI Testing
Assignment #5 (Due: May. 9,2016)
last update: Apr. 15,2016
Reading:
-
Section 5.5 (Fault Simulation) and Sections 5.6 (Fault Sampling) (Bushnell and Agrawal) or Section 3.4 (Wang, Wu and Wen)
- Source codes provided in homework #0.
-
Please put all results into a report and try to discuss the them.
-
Please compress the folder containing your source codes and reports to a file named by "
HW5_your student ID" and upload it to E3
(http://dcpc.nctu.edu.tw/)
-
The report should include
- The algorithm or idea of your code.
- Several case result
- Discuss your result
- How to compile your code
- Other information(optional)
Homework Problems:
-
(150 pts) Fault simulation
-
(20 pts) Please generate patterns by PODEM, and then run PODEM using the patterns and the "fault simulation only" option to obtain the fault coverages. And also please compare the fault coverage reported by the original PODEM program and the one based on checkpoint theorem (implemented in the homework #4). Please note that you don't need to translate the results of checkpoint faults back to original fault list (without any fault collapsing).
-
(30 pts) The fault simulator implemented in the package uses the parallel fault simulation algorithm which simulates 16 faults per pass as a default parameter. Modify the fault simulation routine to simulate more or less faults per pass, say 4, 8, 32, 64, etc. The fault simulator should report the same fault coverage for all these cases. Give a table comparing the CPU runtimes of different fault numbers. Show the speed up with respect to the case of simulating one fault per pass. Use random patterns for fault simulation in your comparison(randomly generate one million patterns).
-
(100 pts) Please implement a parallel fault simulator for the bridging fault model described in homework #4.
Grading:
- Correctness 90%
- Report 10%
Attention:
-
Use the command to generate patterns for a circuit:
- ./atpg -output [output_pattern_file] [circuit_name]
-
The command typed by TA will as follow:
- ./atpg -bridging_fsim -input [input_pattern_file] [circuit_name]