

# IEE5650 VLSI Testing PODEM Tutorial

Yu-Teng Nien  
Feb. 26, 2018

# Introduction

- PODEM
  - An automatic test pattern generation (ATPG) tool for stuck-at/transition fault model
  - Support logic simulation and fault simulation function
- We use PODEM in this course
  - To implement various testing algorithms for assignments
  - Basically add functions to codebase
- Requirements
  - Basic data structure concepts
    - Class, member, member function
  - C/C++ programming ability

# Environment

- Under Linux-like system
  - GCC 3.x
  - make 3.8+
  - flex 1.875+
  - bison 2.5.4+
  - Library
    - Readline 5.0.4+
    - Ncurses 5.4.2+

# Setup

- Download the source code from the course website *Assignment #0* (<https://goo.gl/MoRgKT>)
  - podem.tgz
  - circuits.tgz
- Decompress the tarball
  - \$ `tar zxvf podem.tgz`
- Check file list
  - \$ `ls podem/`

# Setup

- Change directory  
\$ `cd podem`
- Compile the source code with *Makefile*  
\$ `make`
- An execution file *atpg* will be generated  
\$ `ls atpg`

# How to Use PODEM

- Show usage


```
$ ./atpg -help
```

```
usage: atpg [options] input_circuit_file
```

- help (print this help summary)
- logicsim (run logic simulation)
- plogicsim (run parallel logic simulation)
- fsim (run stuck-at fault simulation)
- stfsim (run single pattern single transition-fault simulation)
- transition (run transition-fault ATPG)
- input <\$val> (set the input pattern file)
- output <\$val> (set the output pattern file)
- bt [\$val] (set the backtrack limit)

- Please refer to *README.pdf* under *podem/* for more function description and examples

# PODEM Scheme



- Input files
  - Netlist and Test pattern
- Parser
  - To translate files as data structures
- Data structures
  - CIRCUIT, GATE, and etc
- **Applications**
  - Logic/fault simulator and ATPG
  - Do homeworks in this layer
- Results
  - Fault coverage and test patterns
  - Performance information

# Arguments (1/2)

- Command line interface example
  - Logic simulation
    - `./atpg -logicsim -input <pattern> <circuit>`
- Setup (the `SetupOption` function in `main.cc`)
  - `option.enroll(Name, InputValue, Description, 0);`
  - InputValue
    - `GetLongOpt::NoValue`
    - `GetLongOpt::MandatoryValue`
    - `GetLongOpt::OptionalValue`
- Example
  - `option.enroll("logicsim", GetLongOpt::NoValue, "run logic simulation", 0);`
  - `option.enroll("input", GetLongOpt::MandatoryValue, "set the input pattern file", 0);`

# Arguments (2/2)


- Usage (in *main.cc*)
  - Check if certain option is specified in command line
    - `option.retrieve(Name_of_argument)`

- Example

```
// if option logicsim is set
if (option.retrieve("logicsim")) {
    // code for logicsim
}
```

# Netlist Format (ISCAS89)

- Supported gate type
  - INPUT, OUTPUT, AND, NAND, OR, NOR, NOT, DFF
- s27.bench schematic



```
# s27.bench
INPUT(G0)
INPUT(G1)
INPUT(G2)
INPUT(G3)
<skip>
OUTPUT(G17)
OUTPUT(G10)
OUTPUT(G11)
<skip>
G17 = NOT(net30)
G10 = AND(net32, G0)
G11 = NAND(net32, net31)
<skip>
net25 = NOR(G7, G1)
net30 = NAND(net31, net32)
```

# Pattern Format


- Primary input (PI) names in the first line
- Primary input values in the others
- Example: 7 test patterns for s27.bench
  - PI G0 PI G1 PI G2 PI G3 PI G5 PI G6 PI G7
  - 1100011
  - 0110010
  - 1001011
  - 1001010
  - 1101010
  - 0011111
  - 1011100

# Data Structures – class GATE

- Data members used in assignment #0 (in *gate.h*)
  - Name: gate name
  - Function: G\_PI, G\_PO, G\_PPI, G\_PPO, G\_NOT, G\_AND, G\_NAND, G\_OR, G\_NOR, G\_DFF, G\_BUF
  - Input\_list/Output\_list: fanin/fanout gate list
- Data members used in later assignments
  - Value, Flag, Fault status, ATPG, status, etc

# Data Structure Example

- Gate is named after its output net
- Example: Gate net31
  - Name = net31
  - Function = G\_NAND
  - Input\_list = {net58, n102, G7}
  - Output\_list = {net30, G11}



# Benchmark Circuits

- circuits/
  - iscas85/
    - [cXXX.bench](#) is the combinational ISCAS85 circuits
  - iscas89\_seq/
    - [sXXX\\_seq.bench](#) is the original ISCAS89 circuits
  - iscas89\_opt/
    - [sXXX\\_opt.bench](#) is the combinational parts of [sXXX\\_seq.bench](#) optimized with the Synopsys DC
  - iscas89\_com/
    - [sXXX\\_com.bench](#) is the same as [sXXX\\_opt.bench](#) (We do not need these circuits at all.)