½²©sÀM

½²©sÀM

Email : updown32@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

Ĭ¥¿

Ĭ¥¿

Email : pibe81024.ee11@nycu.edu.tw

Research : VLSI Design Testing

Prospect : Planning to work

³¯«Fºû

³¯«Fºû

Email : c731033@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

³¢ÓT¦p

³¢ÓT¦p

Email : rose54306430@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

³\¶P±¶

³\¶P±¶

Email : guder325e.ee11@nycu.edu.tw

Research : VLSI Design Testing

Prospect : Planning to work

Áé©w¦t

Áé©w¦t

Email : amazingwiwi@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

³¯ªl¦ö

³¯ªl¦ö

Email : you062490.ee12@nycu.edu.tw

Research : VLSI Design Testing

Prospect : Planning to work

³¯«a¦ö

³¯«a¦ö

Email : curry20010206@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

§õ©¶®f

§õ©¶®f

Email : patrick900307@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

±ç³Í´I

±ç³Í´I

Email : tom3111476@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

¤ýºÍ­õ

¤ýºÍ­õ

Email : raywangnycuee@gmail.com

Research : VLSI Design Testing

Prospect : Planning to work

Home | Introduction | Advisor | Member | Publication | Project | Course| Resource| Album | New Comer | Contact us
SoC Testing & DfT Lab group. ED612. Tel:+886-3-5712121 ext.54178